*>* * * *			OIPE		Docket Number (Optional) BUR920010192US1			Application Number 10/063427					
]	INFO:	RMATION DISCLOSURE	พ		Applicant(s)  Mitchell DeHond, et al.								
		Use several sheets if necessar	1MAY 2 B 2002	3 5	Filing Date 04/23/02		Gro	oup Art	Unit				
U.S. PATENT DOCUMENTS													
EXAMINER INITIAL	REF			NAME		CLASS		SUBCLASS		FILING DATE IF APPROPRIATE			
BB		3,751,647	08/07/73	Maeder	, et al.	1			j	IJ APPRO	PRIATE		
BB		5,084,824	01/28/92	Lam, et	al.								
BB		5,438,527	08/01/95	Feldbau	mer, et al.								
BB		5,539,652	07/23/96	Tegetho	off								
βp		5,754,826	05/19/98	Gamal, et al.									
BB		5,773,315	06/30/98	Jarvis									
BB		5,953,518	09/14/99	Sugasav									
BB		6,044,208	03/28/00	Papado						* * .			
BB		6,070,004	05/30/00	Prein									
BB		6,169,960	01/02/01	Ehrichs									
BB		6,210,983 04/03/01		Atchison, et al.				(					
				FOREIG	PATENT DOCUMENTS								
النيا والم	REF	DOCUMENT NUMBER	DATE	COUNTRY		CLASS SUB-		CLASS	Trens YES	no NO			
BB		JP6216249	08/05/94	Japan									
BB		JP1024225	09/11/98	Japan									
					OCUMENTS (Including A								
Michael Retersdorf, "Yield Focused Defect Reduction Methodology", 3/99, IEEE/SEMI Advanced Semiconductor Manufacturing Conference, pp. 309 - 313													
K.W. Lallier and A.D. Savkar, "Relating Logic Design to Physical Geometry in LSI Chip", IBM Technical Disclosure Bulletin, Vol. 19 No. 6, November 1976, pp. 2140-2143.										ure			
Bulletin, Vol. 19 No. 6, November 1976, pp. 2140-2143.													
XAMINE	XAMINER /2 / COM 1			-	DATE CONSIDERED 3/5/04								
EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP Section 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.													
							_						

70 10 10 10	Volle y				ATTY DOCKET NO. BUR920010192U	SERIAL NO. 10/063427							
	INFORMATION DISCLOSURE CITATION (Use several sheets if necessary)				APPLICANT(S) Mitchell DeHond, et al.								
	B MAY 2 8 2082			E E	FILING DATE 04/23/02		GROUP						
PADENIE PATENT DOCUMENTS													
*EXAMINER	MINER DOCUMENT NUMBER		DATE	NAME		CLASS	SUBCLASS	SUBCLASS FILING DATE IF APPROPRIA					
RBB		6,305,004	10/16/01	Tellez, et al.			1	IF AFFROERI	AIE				
BB		6,311,139	10/30/01	Kuroda, et al.									
<u> </u>													
							<del> </del>						
	7 17												
						*							
				!									
			FORE	IGN PATE	NT DOCUMENTS								
		DOCUMENT NUMBER	DATE	COUNTRY		CLASS	SUBCLASS	TRANSLATION YES NO					
			_										
				-									
		OTHER DOCUME			, Title, Date, Pertinent F		<u> </u>						
BB		C.H. Stapper, "High Yi pp. 366-367.	C.H. Stapper, "High Yield Semiconductor Logic Wiring", Vol. 30 No. 11 April 1988, IBM Technical Disclosure Bulletin, pp. 366-367.										
BB		D.Guedj and M. Rivler, 1989, IBM Technical Di	D. Guedj and M. Rivier, "Method to Computer the Random Photo Yield of Integrated Circuits", Vol. 32, No. 7, December 1989, IBM Technical Disclosure Bulletin, pp. 242 - 244.										
EXAMINER	B	Mon Low	· · · ·		DATE C NSIDERED 3/5/04								
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.													

Form PTO-A820 (also f rm PTO-1449)